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SYSTEM AND METHOD FOR GENERATING mathematically shown to provide a rich set of sequences 
PSUEDO-NOISE SEQUENCES when their output is recursively fed back into the map. This 
is discussed in: 
This Application is a CIP of Provisional Application Ser. "Chaos: An Introduction To Dynamical Systems", Alli- 
No. 601222,521 filed Aug. 2, 2000. s good et al., Springer, N.Y. (1997); and 
"Chaotic Electronics in Telecommunications", CRC 
TECHNICAL FIELD Press, Boca Raton, Fla., (2000). 
Sequences generated in this way diverge to different 
me present invention relates to generation of psuedo- trajectories in a few itterations even though their initial 
noise ( p ~ )  sequences, and more particularly is a method for 10 conditions differ by less than one percent. This behavior 
generating psuedo-noise sequences utilizing a system which demonstrates that it is straight forward to generate a large 
is comprised of N directly quantized outputlinput map Space of (PN) sequences with nice statistical properties by 
containing chaotic map cells, each thereof being in func- quantizing the output of an itterative chaotic map. However, 
tional with a combiner means and a shift reliable electronic hardware implementations of chaos- 
register, which system further comprises a quantizer posi- 15 based (PN) sequence generators based on recursion maps 
tioned to receive input from the first chaotic map cell, and realized by piece-wise linear analog functions and output 
in response outputting a (PN) sequence. quantization have not been possible because of manufactur- 
ing problems, such as process variations among different 
BACKGROUND integrated circuit production lots, transistor mismatches, and 
20 electronic noise. The problem of repeatable and consistent 
systems which utilize spread spectrum commun~cat~on (PN) sequence generation has recently been addressed in the 
techniques, such as Direct-Sequence-Code-~ivision-~ul- literature and an approach has been   resented based on 
tiple-Access (DS-CDMA), have received increased atten- the potential process and mismatch 
tion over the last decade as a result of the advantages they quantizing the and Outputs maps. This is 
provide in enhancing multiple access capacity in mobile 25 discussed in: 
communication systems. In that light, it is noted that an "Chaotic Generation of (PN) Sequences", Dornbusch et 
essential component in spread spectrum communications al., IEEE Intl. Symp. on Circuits and Systems, Orlando, 
systems is a Psuedo-Random or Psuedo-Noise (PN) Vol. V, pp. 454, (1999). 
Sequence Generator System. Psuedo-Noise (PN) sequences The problem which under this is that 
generated thereby are used at Transmitters to generate 30 a number inputloutput bits for a 
wideband signals, and at Receivers to recover narrowband sing1e map stage are possible because the 
messages. The performance of (DS-CDMA) systems relies the quantization. A1arge number cascaded map stages are 
on the quality of the signal isolation between the many thus required generate long sequences and a rich sequence 
message signals which share the same frequency band. In Space. This leads increased system 
that light it is noted that the presence of many interfering 35 known are: 
users, good isolation can be established by assigning differ- "Fully Programmable, Scalable Chaos Based (PN) 
ent users different (PN) sequences, which (PN) sequences Sequence Generation", IEE Electronics Letters, Vol. 
have nearly orthogonal properties with respect to one 36, No. 16, pp. 1371, (2000); and 
another. This, of course, requires the availability of a large "CDMA Engineering Handbook", Miller et al., Artech 
space of (PN) sequences with low cross-correlation proper- 40 Nomood, Mass. 
ties. Conventional (PN) sequences are typified by the class A Search Patents has identified some which are gen- 
of maximal length (rn-) sequences generated by Linear erally relevant, none of which, however, are thought to be 
Feedback Shift Registers (LFSR's). However, the number of particularly On-pOint. Said Patents are: 
such sequences generated by LFSR's may be insufficient for Pat 535193736 Ishida; 
wideband (DS-CDMA) systems with a very large number of 45 Pat. No. 539103907 et 
users. In addition, (LSFR) techniques provide limited flex- Pat. 535663099 Shimada; 
ibility in incorporating security into multiple user systems. Pat. No. 530683872 Schroter; 
The use of chaotic sequences as spreading waveforms in Pat. No. 522912555 to Cuomo et 
DS-CDMA communication systems has been recently pro- Pat. No. 527962776 to Lamp et 
posed in articles such as: so U.S. Pat. No. 4,852,023 to Lee et al.; U.S. Pat. No. 6,031,865 to Kelton et al.; 
"A Chaotic Direct-Sequence Spread Spectrum Commu- U,S, Pat, No, 5,943,361 to Gilhousen et al,; 
nications System", Heidari-Betani et al., IEEE Trans. U,S, Pat, No, 6,148,053 to Ozluturk, 
on Commun, Vol. 42, pp. 1524, (1994); In particular, no identifed prior art suggests application of 
"Chaotic Complex Spreading Sequences For Asynchro- 55 directly quantized maps, 
nous DS-CDMA, Part 11: Some Theoretical Perfor- Need remains for improved systems and method for 
mance Bounds", Rovatti et al.9 IEEE Trans. Circ. S~s .9  generating robust (PN) sequences and rich (PN) sequence 
Part I, Vol. 45, No. 4, pp. 496, (1998); space. 
"Non-Average Performance Of Chaos-Based DS-CDMA: 
Driving Optimization Towards Exploitable Maps", 60 DISCLOSURE OF THE INVENTION 
Mazzini et al., IEEE International Symp. on Circuits 
and Systems, Geneva, Vol. 1, pp. 723, (2000). The present invention teaches a novel system for chaos 
The inherent capability of generating a large space of based psuedo-noise (PN) sequence generation. The 
(PN) sequences due to sensitivity dependence on initial approach is based in creating digital representations of 
conditions has been the main reason for exploiting chaos in 65 analog outputlinput chaotic maps by directly quantizing said 
spread spectrum communication systems. Certain one-di- maps in order to enable realization of very simple, scalable, 
mensional chaotic maps exhibit this property and have been and initial condition programmable circuits that exhibit good 
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chaotic behavior while maintaining the robustness associ- bit(s), one bit of said string of at least one output bit(s) 
ated with digital realizations. It is noted that "direct" quan- being a first psuedo-noise sequence output bit, and 
tization indicates that the mapping function itself is quan- 
one bit of said string of at least one output bit(s) is input to tized, rather than being analog-type piece-wise linear. (See the input means of the said first m-bit shift register, thereby FIGS. 3a, 3b and 3c for diagramatic representation of s 
sequentially causing bit shifting in each of said N m-bit shift directly quantized mapping functions). Present inventions 
registers so that each of the N combiner means, respectively, 
systems can be applied to generate a large space of (PN) provides new input to each of the N digital chaotic map cells, 
sequences with arbitrary lengths, utilizing a wide variety of to the end that a new input bit is caused to enter said input 
architectures and a relatively simple, fully digital implemen- 
means of said quantizer; tation. It should be appreciated that quantized maps form the 10 
basic cell building block for present (PN) Generator sys- such that the quantizer output means outputs a psuedo-noise 
tems. sequence of at least one bit(s). 
A very basic version of present invention psuedo-noise 
(PN) sequence generator then comprises N stages, each of 
said N stages comprising a digital chaotic map cell having 
input means and output means, which digital chaotic map 
cell performs a quantized outputlinput mapping function 
such that a binary input thereto results in a binary output 
therefrom. The outputlinput mapping function is a directly 
quantized version of an analog outputlinput map such as a 
selection from the group consisting of: 
tent; 
The Nth stage comprises, in functional combination: 
a digital chaotic map cell having input means and output 
means, which digital chaotic map cell performs a 
directly quantized outputlinput mapping function; 
a combiner means comprising at least one input means, 
and an output means; 
an m-bit shift register having input means and at least one 
selection from the group consisting of: 
parallel output means; and 
single ramp and series output means; 
multiple ramp. where a parallel output provides simultaneous access to a 
As a more detailed introduction to a present invention N 2s plurality of bits, and a series output sequentially provides 
stage psuedo-noise (PN) sequence generator system, (where access to bits output from said m-bit shift register. 
N is at least 2), it should be appreciated that first and second cOntinying, as mentioned, said psuedo-noise ( p ~ )  
stages thereof can each comprise: sequence generator comprises a quantizer having input and 
digital chaotic map cell having input means and output output means. Said output means of the quantizer is directly, 
means, which digital chaotic map cell performs a 30 for N=l ,  or indirectly through at least a first m-bit shift 
directly quantized outputlinput mapping function; register for N>1, functionally connected to the input means 
combiner means which comprises first and second input of said Nth stage rn-bit shift register, and 
means, and output means; and 
rn-bit shift register having input means and parallel output at least One the group 
means and series output means; 3s  parallel output means; and 
series output means; 
which psuedo-noise (PN) sequence generator system further 
comprises a quantizer having input and output means. of said Nth stage m-bit shift register is functionally con- 
nected to said first input of the Nth stage combiner means; 
Said output means of said quantizer is functionally con- and 
nected to the input means of said first m-bit shift register, 40 optionally a selection from the group consisting of: 
and said parallel output means of each of the (N-1) m-bit series output means; and 
shift registers being functionally connected to the first input parallel output means; 
means of the corresponding combiner means. The series 
output means of said first stage m-bit shift register being output means of said Nth stage m-bit shift register is 
functionally connected to the input means of the second 4s functionally connected to a second input means of said 
n-bit shift register; and the output of said second digital combiner means. 
chaotic map cell being functionally connected to the second The output means of said Nth stage combiner means is 
input of the first combiner means. The output of the first functionally connected to said input means of said digital 
combiner means being functionally connected to the input of chaotic map cell; and the output means of said Nth stage 
the first digital chaotic map cell; and the output means of digital chaotic map cell is directly, for N=l ,  or indirectly 
said first digital chaotic map cell being functionally con- through at least a first digital chaotic map cell for N>1, 
nected to said input means of said quantizer. In use: functionally connected to said input means of said quantizer. 
a. each of said N, m-bit shift registers, is loaded with an In use: 
initial m-bits; and a. said Nth stage m-bit shift register, along with other 
b. the parallel output of each of the first and second m-bit ss present shift registers, are loaded with an initial m-bits; 
shift registers provides input to first input means of the and 
first and second combiner means respectively, to which b. said Nth stage m-bit shift register output provides input 
it is functionally connected; and to the Nth stage combiner means; 
such that: 
c. said first and second combiner means each, in response 
to input(s) thereto, provides an output which is input to 
said input means of said corresponding first and second 
digital chaotic map cell, respectively, which first digital 
chaotic map cell outputs at least one bit which is input 
to the quantizer input means, such that said quantizer, 
in response, produces a string of at least a one output 
60 such that: 
c. said Nth stage combiner means, in response to input(s) 
from said Nth stage m-bit shift register, provides an 
output which is input to said input means of said Nth 
stage digital chaotic map cell, which Nth stage digital 
65 chaotic map cell outputs at least one bit which causes 
a bit to be input to the quantizer input means, such that 
said quantizer, in response, produces a string of at least 
US 6,981,010 B1 
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one output bit(s), one bit of said string of at least one outputs, within limits. If a dual ramp or tent mapping 
output bit(s) being a first psuedo-noise sequence output function is involved, some of the output values are, of 
bit, and course, "degenerate" in the sense that a single output value 
one bit of said string of at least one output bit(s) causes input is provided for than One 
of a bit to the input means of the said Nth stage m-bit shift Continuing, as a simple example, it should be appreciated 
register, thereby sequentially causing bit shifting therein to that a Present invention single stage psuedo-noise (PN) 
the end that the bit sequence in the Nth stage m-bit shift sequence generator system can be described as comprising: 
register is changed thereby causing the Nth stage digital a digital chaotic map cell having input means and output 
chaotic map cell to output at least one bit; 10 means, which digital chaotic map cell performs a 
the result being that the quantizer output means outputs a directly quantized outputlinput mapping function; 
psuedo-noise sequence of at least one bit(s). a combiner means comprising at least first input means, 
It should be appreciated that the language: and an output means; 
"a combiner means comprising at least one input means, an m-bit shift register having input means having at least 
and an output means"; IS on selection from the group consisting of: 
is used to provide generic applicability to combiner means parallel output means; and 
in the last stage, as well as to earlier stages in a present series output means; and 
invention psuedo-noise (PN) sequence generator. Specifi- a quantizer having input and output means, 
cally, it should be kept in mind throughout this Specification 20 
that a "combiner means" in other than the last, (ie. Nth), In said single stage psuedo-noise (PN) sequence generator 
stage has first and second inputs which, during use, simul- the Output means said quantizer is 
taneously receive input from a parallel output of an associ- connected to the input means of said m-bit shift register. 
ated rn-bit shift register and from an output of a next stage Further, said parallel output means or said series output 
digital chaotic map cell, ~h~ last ( ~ t h )  stage can also be 25 means of said m-bit shift register is functionally connected 
configured to have two inputs, but preferred practice is to to the first or second input means of said combiner means. 
provide only one input from the last (Nth) stage associated Note that, as in all but the "last" stage of a present invention 
m-bit shift register to the Nth stage combiner means, which psuedo-noise (PN) sequence generator system, the parallel 
Nth stage combiner means, it must be understood, can be a output means of the m-bit shift register can be functionally 
means, which gate means can be nothing more than a wire 30 connected to the first input means of the associated stage 
connection directly between the input of the Nth stage combiner means, and the series output means of the m-bit 
digital chaotic map cell and the associated Nth stage m-bit shift register and simultaneously be functionally connected 
shift register. to the second input means of the associated combiner means, 
In addition it is specifically noted that the rn-bit shift but in a ''last" stage of a present invention psuedo-noise (PN) 
register at least one selection from the group consisting of: 35 sequence generator system it is preferred that the combiner 
parallel output means; and be what might be termed a "gate" which functionally 
series output means; provides only one connection between the associated m-bit 
shift register and the combiner means. In fact, the combiner 
indicates that outputs from an m-bit shift register are avail- means of the last stage can be substantially nothing more 
able that allow simultaneous access to a plurality of bits, and 40 than a direct connect wire. Continuing, in the presently 
to a sequential stream of bits one by one. In the later case, described single stage system, said output means of said 
such sequential bits typically feed into a m-bit shift register combiner means is functionally connected to said input 
which provides a parallel output. means of said digital chaotic map cell, and said output 
Moving along, more specifically a present invention means of said digital chaotic map cell is functionally con- 
psuedo-noise (PN) sequence generator system comprises at 45 nected to said input means of said quantizer. In use said 
least one digital chaotic map cell having input means and m-bit shift register is loaded with an initial m-bits; and said 
output means, which digital chaotic map cell performs a m-bit shift register provides input to the combiner means 
directly quantized output/input mapping hnction, Given a first andlor second input means. This leads to said combiner 
digital input a present invention digital chaotic map cell means, in response to inputs from the parallel andlor series 
provides a digital output. It is noted that Analog Mapping so outputs of said m-bit shift register, providing an output 
Cells which perform similar output/input functions are which is input to said input means of said digital chaotic map 
known, and provide such as a "tentn or or multiple cell, which digital chaotic map cell outputs at least one bit 
rampn mapping functions which are modeled by piece-wise which is input to the quantizer input means, such that said 
linear lines. In the analog setting, within limits, any value of q~antizer, in response, produces a string of at least a one 
input can continuously provide any value of output, depend- ss output bit(s), one bit of said string of at least one output 
ing on the mapping function, The present chaotic mapping bit(s) being a first ps~edo-noise sequence output bit. Further, 
cell, however, provides mapping functions which "step" one bit of said string of at least one output bit(s) is input to 
from one level to another, and to the Inventor's knowledge the input means of the said m-bit shift register, thereby 
such a Directly Quantized digital chaotic mapping cell has sequentially causing bit shifting therein to the end that the 
not been previously known or reported, For additional 60 last bit in the m-bit shift register is caused to exit said 
insight it is noted that digital quantization can be visualized sequential output thereof, such that the quantizer output 
as providing a set of "stair steps" rather than a continuous means outputs another ~suedo-noise sequence bit. Of 
ramp, for instance. As a functional example, given an eight course, this is repeated at least twice, and typically many 
bit input, then any of 256 input values, (ie, Z8=256), are times to provide any length string of psuedo-noise desired. 
possible, and likewise, assuming a single ramp digital cha- 65 It is emphasized that in the present invention single stage 
otic map cell, it functions to return any of 256 output values. system the preferred combiner means comprises a single 
Similar Analog maps provide a continuum of inputs and direct functional connection between the m-bit shift register 
US 6,981,010 B1 
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and the digital chaotic map cell, (ie. it is a gate which selects At least the first combiner means preferably comprises: 
a parallel or series output of the m-bit shift register, or can summation-and-divide-by-two means; 
be but a simple a wire). m-bit shift register accessed by said second input thereto; 
A two stage psuedo-noise (PN) sequence generator sys- means for accepting m-bits from said first input thereto; 
tem can be described as comprising: s 
such that in use each said summation-and-divide-by-two first and second digital chaotic map cells each having 
means is provided binary inputs from both said: input means and output means, which digital chaotic 
m-bit shift register accessed by said second input thereto; 
map cells each perform directly quantized outputlinput 
mapping functions; and 
means for accepting m-bits from said first input thereto; first and second combiner means, which each comprise at 10 
least one input means and an output means; and provides an m-bit binary half-sum thereof at its output. 
first and second m-bit shift registers, each having input For insight, three, four and " N  stage present invention 
means and at least one selection from the group con- psuedo-noise (PN) sequence generator system will also be 
sisting of: recited, but it is to be understood that any number of stages 
parallel output means; and IS can be present and remain within the scope of the present 
series output means; and invention. 
a quantizer having input and output means. A three stage psuedo-noise (PN) sequence generator sys- 
As before, the output means of said quantizer is function- tem comprises: 
ally connected to the input means of said first m-bit shift first, second and third digital chaotic map cells each 
register; the parallel output means of said first m-bit shift 20 having input means and output means, which digital 
register is functionally connected to the first input means of chaotic map cells each perform directly quantized 
said first combiner means. Aseries output means of said first outputlinput mapping functions; 
m-bit shift register is functionally connected to the input first, second and third combiner means, which each com- 
means of said second m-bit shift register. The output means prise at least first input means and an output means; 
of said first combiner means is functionally connected to 25 first, second and third m-bit shift registers, each having 
said input means of said first digital chaotic map cell, and the input means and at least one selection from the group 
output means of said first digital chaotic map cell is func- consisting of: 
tionally connected to said input means of said quantizer. parallel output means; and 
Further, a parallel output means or series output means of series output means; and 
said second m-bit shift register is functionally connected to 30 a quantizer having input and output means. 
an input means of said second combiner means. As in the The output means of said quantizer is functionally con- 
single stage case, a parallel output of the second stage m-bit nected to the input means of said first m-bit shift register. 
shift register can be functionally connected to a first input The parallel output means of said first m-bit shift register is 
means of said second stage combiner means and simulta- functionally connected to the first input means of said first 
neously a series output means of said second m-bit shift 35 combiner means; and said series output means of said first 
register be functionally connected to a second input means m-bit shift register is functionally connected to the input 
of said second combiner means, but preferred practice is to means of said second m-bit shift register. The output means 
use only one of said connections. The output means of said of said first combiner means is functionally connected to 
second combiner means is functionally connected to said said input means of said first digital chaotic map cell, and 
input means of said second digital chaotic map cell; and the 40 said output means of said first digital chaotic map cell is 
output means of said second digital chaotic map cell is functionally connected to said input means of said quantizer. 
functionally connected to said second input means of said Continuing, the parallel output means of said second m-bit 
first combiner means. (Note, the input means and output shift register is functionally connected to the first input 
means of the second stage combiner means can be simply means of said second combiner means; and the series output 
ends of a wire which provides functional interconnection. 45 means of said second m-bit shift register is functionally 
That is the terminology "combiner means" can encompass a connected to the input means of said third m-bit shift 
modulo-2 adder or a hard wire connection, and other sys- register. The output means of said second combiner means 
terns). In use said first and second m-bit shift registers are is functionally connected to said input means of said second 
loaded with an initial m-bits; and said first and second m-bit digital chaotic map cell. The output means of said second 
shift register outputs provide, respectively, input to the first so digital chaotic map cell is functionally connected to said 
and second combiner means, in response to inputs to said second input means of said first combiner means. Aparallel 
inputs each of the first and second combiner means provides or serial output means of said third m-bit shift register is 
an output which is input to said input means of said first and functionally connected to the first or second input means of 
second digital chaotic map cell, respectively, which first said third combiner means. The output means of said third 
digital chaotic map cell outputs at least one bit which is input ss combiner means is functionally connected to said input 
to the quantizer input means, such that said quantizer, in means of said third digital chaotic map cell; and said output 
response, produces a string of at least a one output bit(s), one means of said third digital chaotic map cell is functionally 
of said string of at least one output bit(s) being a first connected to said second input means of said second com- 
psuedo-noise sequence output bit, and one bit of said string biner means. In use said first, second and third m-bit shift 
of at least one output bit(s), (can be the same psuedo-noise 60 registers are loaded with an initial m-bits; and said first, 
(PN) sequence bit just identified), is input to the input means second and third m-bit shift register parallel outputs provide, 
of the said first m-bit shift register, thereby sequentially respectively, input to the first, second and third combiner 
causing bit shifting in said first and second m-bit shift means first input means. The result is that said first, second 
registers. As in the single stage case said procedure is and third combiner means, in response to inputs thereto, 
typically repeated at least once such that the quantizer output 65 each provide an output which is input to said input means of 
means outputs a psuedo-noise sequence of more than one said first, second and third digital chaotic map cell, respec- 
bit(s). tively. The first digital chaotic map cell outputs at least one 
bit which is input to the quantizer input means, such that said means of said third digital chaotic map cell, and said output 
quantizer, in response, produces a string of at least one means of said third digital chaotic map cell is functionally 
output bit(s), one bit of said string of at least one output connected to said second input means of said second com- 
bit(s) being a first psuedo-noise sequence output bit, and one biner means. The parallel output means andlor the series 
bit of said string of at least one output bit(s) being input to s output means of said fourth m-bit shift register is function- 
the input means of the said first m-bit shift register, thereby ally connected to the first andlor second input means of said 
sequentially causing bit shifting in said first, second and fourth combiner means. (Note it is within the scope of the 
third m-bit shift registers. Said procedure is typically present invention to provide functional connection between 
repeated many times such that the quantizer output means the parallel output of the fourth m-bit shift register to the first 
outputs a psuedo-noise sequence of at least one bit(s), and 10 input means of the fourth combination means, and the serial 
typically many bits. means of the fourth m-bit shift register to the second input 
The preferred first and second combiner means can each means of the fourth combination means, however, preferred 
comprise: practice is to provide a direct functional connection between 
summation-and-divide-by-two means; one output of the fourth m-bit shift register and the input of 
m-bit shift register accessed by said second input thereto; IS the fourth digital chaotic map cell). The output means of said 
means for accepting m-bits from said first input thereto; fourth combiner means is functionally connected to said 
- - 
input means of said fourth digital chaotic map cell, and the 
such that in use each said summation-and-divide-by-two 
output means of said fourth digital chaotic map cell is 
means is provided binary inputs from both said: functionally connected to said second input means of said 
m-bit shift register accessed by said second input thereto; 
20 third combiner means. In use said first, second, third and 
means for accepting m-bits from said first input thereto; fourth m-bit shift registers are each loaded with an initial 
and provides an m-bit binary half-sum thereof at its output. 
The preferred third combiner means is a gate, or hard wire 
connection for providing one output from the third m-bit 
shift register to the third digital chaotic map cell. 
A four stage psuedo-noise (PN) sequence generator sys- 
tem comprising: 
first, second, third and fourth digital chaotic map cells 
each having input means and output means, which 
digital chaotic map cells each perform directly quan- 
tized outputlinput mapping functions; 
first, second, third and fourth combiner means which each 
comprise at least a first input means, and an output 
means; 
first, second, third and fourth m-bit shift registers, each 
having input means and at least one selection from the 
group consisting of: 
parallel output means; and 
series output means; and 
a quantizer having input and output means. 
m-bits; and said first, second, third and fourth m-bit shift 
register outputs provide input(s) to the first, second, third 
and fourth combiner means input means such that said first, 
25 second, third and fourth combiner means, in response to 
inputs thereto, each provide an output which is input to said 
input means of said first, second, third and fourth digital 
chaotic map cell, respectively, which first digital chaotic 
map cell, in response, outputs at least one bit which is input 
30 to the quantizer input means, such that said quantizer, in 
response, produces a string of at least one output bit(s), one 
bit of said string of at least one output bit(s) is a first 
psuedo-noise sequence output bit, and one bit of said string 
of at least one output bit(s), (which can be the same bit as 
35 a psuedo-noise (PN) bit just identified), is input to the input 
means of the said first m-bit shift register, thereby sequen- 
tially causing bit shifting in said first, second, third and 
fourth m-bit shift registers. Said procedure is typically 
repeated many times such that the quantizer output means 
40 outputs a psuedo-noise sequence of at least one bit(s), and 
The output means of said quantizer is functionally con- typically many such bits. 
nected to the input means of said first m-bit shift register. 
~ h ,  preferred first, second and third combiner means can 
The parallel output means of said first m-bit shift register is each comprise: 
functionally connected to the first input means of said first summation-and-divide~by-two means; 
combiner means; and said series output means of said first 45 
m-bit shift register is functionally connected to the input m-bit shift register accessed by said second input thereto; 
means of said second m-bit shift register. Said output means means for accepting m-bits from said first input thereto; 
of said first combiner means is functionally connected to 
such that in use each said summation-and-divide-by-two 
said input means of said first digital chaotic map cell, and 
means is provided binary inputs from both said: 
said output means of said first digital chaotic map cell is so 
functionally connected to said input means of said quantizer, m-bit shift register accessed by said second input thereto; 
The parallel output means of said second m-bit shift register means for accepting m-bits from said first input thereto; 
is functionally connected to the first input means o f  said 
second combiner means; and said series output means of and provides an m-bit binary half-sum thereof at its output. 
said second m-bit shift resister is functionallv connected to ss AS described for the last stage of the two and three stage 
the input means of said thyrd m-bit shift regis;er. The output Systems, the preferred fourth combiner means is a gate, or 
means of said second combiner means is functionally con- hard wire connection for providing one output from the third 
netted to said input means of said second digital chaotic map m-bit shift register to the fourth digital chaotic map cell. 
cell, and said output means of said second digital chaotic It should be apparent that an output means of a last m-bit 
map cell is functionally connected to said second input 60 shift register is functionally connected to an input means of 
means of said first combiner means. The parallel output the associated last combiner means, rather than to the input 
means of said third m-bit shift register is functionally of the sequentially next m-bit shift register, as is the case 
connected to the first input means of said third combiner with preceding stage m-bit shift register outputs. Hence 
means; and the series output means of said third m-bit shift when a stage is added a sequential output of the last then 
register is functionally connected to the input means of said 65 existing stage m-bit shift register is disconnected from the 
fourth m-bit shift register. The output means of said third input of the then last existing combiner means and another 
combiner means is functionally connected to said input stage comprised of: 
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a digital chaotic map cell having input means and output chaotic map cell is functionally connected to said input 
means, which digital chaotic map cell performs a means of said quantizer, such that in use: 
directly quantized outputlinput mapping function; a. each of said N, m-bit shift registers, is loaded with an 
a combiner means comprising at least a first input means, initial m-bits; and 
and an output means; 5 b. each of the N, m-bit shift registers provides input to the 
an m-bit shift register having input means and parallel first input means of the combiner means to which it is 
output means and series output means; functionally connected; and 
is added, with an output means of the new m-bit shift register such that: 
then being functionally connected to an input means of the lo ,, said N combiner means each, in response to input(s) 
added combiner means. thereto, provides an output which is input to input 
From the above recitation, it should be obvious that any means of said corresponding Nth digital chaotic map 
number of stages can be added to a present invention cell, respectively, which first digital chaotic map cell 
psuedo-noise (PN) sequence generator system, and in gen- outputs at least one bit which is input to the quantizer 
era1 N stages can be present. In general, a present invention input means, such that said quantizer, in response, 
N stage psuedo-noise (PN) sequence generator system com- produces a string of at least a one output bit(s), one of 
prises: said string of at least one output bit(s) being a first 
N digital chaotic map cells each having input means and psuedo-noise sequence output bit, and 
output means, which digital chaotic map cells each 
perform directly quantized output~input mapping func- one bit of said string of at least one output bit(s) is input to 
tions; 20 the input means of the said first m-bit shift register, thereby 
N combiner means which each comprise at least a first sequentially causing bit shifting in each of said N m-bit shift 
input means, and an output means; registers, so that each of the remaining (N-1) combiner 
N m-bit shift registers, each having at least one input means, respectively, provides input to each of the remaining 
means and at least one selection from the group con- (N-l) m-bit shift registers; 
25 
sisting of: such that the quantizer output means is caused to output a 
parallel output means; and psuedo-noise sequence of at least one bit(s). 
series output means; and All but the Nth combiner means preferably each com- 
a quantizer having input and output means. prise: 
The output means of said quantizer is functionally con- 30 summation-an~-~ivi~e-~y-two means; 
nected to the input means of said first m-bit shift register, m-bit shift register accessed by said second input thereto; 
and said ~aral le l  output means of each of the first to the means for accepting rn-bits from said first input thereto; (N-lth) m-bit shift register being functionally connected to 
the first input means of the corresponding Nth combiner such that in use each said summation-and-divide-by-two 
means. The series output means of said 1st m-bit shift 35 means is provided binary inputs from both said: 
register being functionally connected to the input means of m-bit shift register accessed by said second input thereto; 
the (N-(N-2)) m-bit shift register; and the series output means for accepting m-bits from said first input thereto; 
means of said (N-(N-2) m-bit shift register being function- 
and provides an m-bit binary half-sum thereof at its output. 
ally connected to the input means of the (N-(N-3)) m-bit 
shift register. This progression continues to the point that the The preferred Nth combiner means is a gate, or simply a 
series output means of the (N-l)th m-bit shift register is 40 wire for providing output from the Nth m-bit shift register to 
functionally interconnected to the input of the Nth m-bit the input means of the Nth digital chaotic map cell. 
shift register. A selection from the group consisting of: A parallel psuedo-noise (PN) generating system com- 
prises: parallel output means; and 
A. at least two present invention psuedo-noise (PN) 
series output means; 45 sequence generator systems as described above; and 
- 
of said Nth m-bit shift register is functionally connected to B. control or combiner means for controlling access to the 
a selection from the group consisting of: quantizer output means of said psuedo-noise (PN) 
first input means; and sequence generator systems. 
second input means; With this version, each present psuedo-noise (PN) gen- 
50 
of said Nth combiner means. erator performs its function independently, and the control or 
combiner means determines contribution to the psuedo- The output means of said Nth combiner means is func- 
noise (PN) sequence being generated. tionally connected to said input means of said Nth digital 
chaotic map cell, and said output means of said Nth digital A series P ~ ~ ~ ~ ~ - ~ ~ ~ ~ ~  (PN) generating system 
chaotic map cell is functionally connected to said second 55 A. at least One present invention psuedo-noise (PN) 
input means of the (N-1)th combiner means. The output sequence generator systems as described above; and 
means of said (N-1)th combiner means is functionally B. control means for selecting how many stages, N, the 
connected to the input means of the (N-1) digital chaotic psuedo-noise (PN) sequence generator system com- 
map cell, and the output means of said (N-1)th digital prises at a given time. 
chaotic map cell is functionally connected to the second 60 With this version, the control means determines the 
input means of the (N-2) combiner cell. The output means number of stages, N, of the (PN) sequence generator system 
of said (N-2)th combiner means is functionally connected to at a time, which number of stages can change between 
the input means of the (N-2) digital chaotic map cell. This generation of an Xth bit and an (X+lst) bit of a (PN) 
interconnection progression continues to the point that the sequence. 
output means of the (N-(N-2))th combiner means is func- 65 A variation of the present invention system involves 
tionally connected to the input means of the 1st digital causing, at the step of loading initial conditions into an m-bit 
chaotic map cell. The output means of said first digital shift register (SRX), applying the output of a digital chaotic 
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map cell associated with another m-bit shift register (SRY) FIGS. 3a, 3b and 3c demonstrate, respectively, in the 
to set the initial conditions in the m-bit shift register (SRX). context of digital chaotic map cells, dual directly quantized 
It is emphasized that a Combiner means, particularly ramp mapping, single ramp mapping and tent mapping 
which is not the last Nth stage, can be a binary summation functional characteristics. 
system for adding inputs to the first and second inputs as 5 FIG. 4 shows a structure employing four cells with 32-bit 
previously described, while in a last stage the combiner initial condition. 
means is preferably a gate or wire means functional inter- FIGS. 5a and 5b display a loo-long tmncated sample 
connection to pass binary digits from only one input from an trajectory pair generated by the four cell architecture, dem- 
associated rn-bit shift register, or can be a system for onstrating the sensitive dependence on initial conditions. 
acting on the first and/or second inputs thereto, 10 FIGS. 6a and 6b depict normalized auto-correlation and 
Amethod of the present invention comprises the steps of: cross-correlation plots, respectively, for typical sequences 
a. providing a present invention psuedo-noise (PN) generated by this architecture. 
sequence generator system as described above; FIG. 7 demonstrates a system in which the number of 
cells that are cascaded varies over short time periods. b. loading initial bits into each of the m-bit sequential shift FIG, shows the diagram of this scheme where a 
registers; and modulo-2 summation is performed at the output. 
c. accessing a stream P ~ ~ ~ ~ ~ - ~ ~ ~ ~ ~  (PN) Output bits at FIG. 9 shows that the output of a preceding (PN) sequence 
the output means of said quantizer. generator can be caused to load the initial condition register 
Finally, it should be appreciated that langauge such as: of a subsequent (PN) generator stage. 
"which first digital chaotic map cell, in response, outputs 20 FIGS. 10a and l o b  display the first 100 iterations of one 
at least one bit which is input to the quantizer input of the several trajectory pairs generated by the hierarchial 
means, such that said quantizer, in response, produces cascade architecture shown in FIG. 9. 
a string of at least one output bit(s), one bit of said FIGS. l l a  and l l b  display 4,096 point truncated auto and 
string of at least one output bit(s) is a first psuedo-noise cross-correlation plots of sample sequences obtained from 
sequence output bit, and one bit of said string of at least 25 the architecture with a chaotically varied number of cells. 
one output bit(s), (which can be the same bit as a FIG. 12 shows that the circuit for the chaotic cell can be 
psuedo-noise (PN) bit just identified), is input to the reduced to a binary full-adder with an ignored carry output 
input means of the said first m-bit shift register, thereby bit. 
sequentially causing bit shifting in said first, second, FIGS. 13a and 13b show the robustness of the present 
third and fourth m-bit shift registers"; 30 invention (PN) sequence generator and that computer simu- 
lation and circuit output results are in perfect agreement. 
is not to be interpreted to preclude or limit the use of bit(s) FIG, 14 shows simulated results for acquisition perfor- 
output from the quantizer to one single bit. That is, the word mance (pd) vs. probability of false alarm (Pfa) for chaotic 
"one" is not to be read as limiting, but to mean that while sequences with 32 bit initial conditions and 32 bit m-se- 
prefered practice One bit, than One bit can 35 quences, respectively, for the case of 30 interfering users in 
utilized as described. Unless the result would be non- a (DS-CDMA) environment, 
functional, this approach to language interpretation is to be 
generally applied throughout this Specification and claims. DETAILED DESCRIPTION 
The present invention will be better understood by refer- 
ence to the detailed Description Section of this Specifica- 40 The following is derived from a paper written by the 
tion, in conjunction with the Drawings. Inventors, and is included to provide insight to present 
invention systems architecture and operations. 
SUMMARY OF THE INVENTION Present invention systems for repeatable chaos-based 
(PN) sequence generation result from application of digital 
It is therefore a purpose and/or objective of the present 45 chaotic map cells which are realized by direct, (ie. the 
invention to teach a system which is comprised of "N outputlinput function is directly quantized as exemplified by 
stages of directly quantized outputlinput map containing FIGS. 3a, 3b and 3c, as compared to, for instance, quantiz- 
chaotic map cells. ing an output signal which is processed by an outputlinput 
It is another purpose objective of the present function map cell having a continuous analog characteris- 
invention to teach a method for generating psuedo-noise 50 tic), quantization Out~utlin~ut maps. said 
sequences utilizing a system which is comprised of "N" directly quantized maps as system building blocks enables 
stages of directly quantized output/input map containing digita1 of chaotic sequence generators 
chaotic map cells, each thereof being in functional combi- which are initial condition programmable, scalable and 
nation with combiner means, a shift register, which system robust in the face of manufacturing parameter variations and 
further comprising a quantizer positioned to receive input 55 noise. 
from the first of the N stages. Turning now to FIG. 1, there is shown a single digital 
chaotic map cell using an m-bit directly quantized chaotic Other purposes andlor objectives will become apparent by 
reference to the Specification and the claims. map (DCMC). Also shown are a Combiner means (C) with First (11) and Second (2nd) invuts. FIG. 1 shows a Shift1 
\ ,  \ , -  
BRIEF DESCRIPTION OF THE DRAWINGS 60 Scaler (SS) which is applied to control the m-bit string length, when, for instance, the Combiner means (C) adds 
two binary numbers and the result includes a carry-bit. Said 
FIG. 1 shows a single chaotic cell using an m-bit directly shift1scaler (SS) can be a divide-by-two circuit, ~t is of 
quantized chaotic map cell. benefit, at this time to note that FIG. 3a includes such a 
FIG. 2 shows a present invention " N  stage psuedo-noise 65 divide-by-two ShiftIScaler (SS), and further demonstrates a 
(PN) sequence generator system, including shift registers Dual Quantized Ramp Mapping which might characterize its 
(SR1) (SR2) and (SRN) in a feedback path. outputlinput function, and that FIGS. 3b and 3c demonstrate 
15 16 
Single Ramp and a Tent directly quantized mapping, which the result being that binary chaotic (PN) sequences are 
are two possible alternatives to the Dual Quantized Ramp yielded. It should be noted that this type of feedback results 
Mapping shown in FIG. 3a. Other directly quantized map- in a cascade of shift registers (SRl), (SR2) (SR3) and (SR4), 
ping is also possible. It should be intuitively apparent that a which beneficially enables series initial condition program- 
small number of quantization levels allows realization of a s mability. In the FIG. 4 system, a logic circuit (LCC) is also 
present invention digital directly quantized chaotic map cell present to provide controls for the initial condition loading 
with minimal hardware complexity, however, it must also be and sequence generation modes. If longer sequences, or a 
appreciated that, in contrast to continuous coding ability in larger number of sequences are required, said architecture 
analog maps, a small number of quantization levels is can be scaled to allow for more cascades in a straight 
associated with limited encoding capability. As will become 10 forward manner. The FIG. 4, four stage digital directly 
apparent herein, the present invention improves the statis- quantized chaotic cell architecture has been modeled at the 
tical properties of generated (PN) sequences by employing logic gate level to show that the directly quantized realiza- 
feedback in systems comprising cascades of digital chaotic tion retains the chaotic properties of the underlying original 
map cells. FIG. 2 shows a present invention " N  stage analog map. Several chaotic trajectory pairs that have one bit 
psuedo-noise (PN) sequence generator system, including IS differences ranging from the Least Significant Bit (LSB) to 
shift registers (SR1) (SR2) and (SRN) configured in such a the Most Significant Bit (MSB) in their initial conditions 
non-linear feedback path. Note that the serial (S) output of have been generated by taking the 8-bit output of cell 1 in 
m-bit shift register is optionally shown functionally con- FIG. 4. The trajectories have been observed to diverge 
nected to the Nth digital chaotic map cell, and it is empha- quickly and remain that way for at least 4,000,000 iterations. 
sized that this is not preferred. The last stage of any present 20 FIGS. 5a and 5b display a 100-long truncated sample 
invention digital chaotic map cell (DCMCN) preferably has trajectory pair generated by the four digital directly quan- 
only one input, which can be the serial (S) or parallel (P) tized chaotic cell architecture, demonstrating the sensitive 
output of the Nth m-bit shift register (SRN). Which is dependence on initial conditions. In this example, the LSB 
elected will depend on the specific realization of a combiner of the first digital directly quantized chaotic cell has been 
means and what it is programmed to do. For instance, as one 25 changed, whereas all other initial condition bits have been 
example, a combiner means might be configured to receive kept the same. Next, in order to access the statistical 
a plurality of input bits simultaneously from the associated performance or the (PN) generator, the output sequences 
m-bit shift register, or a combiner means might contain an have been characterized with respect to their auto-correla- 
internal m-bit shift register into which bits are sequentially tion, cross-correlation and balance properties. For this pur- 
entered, from which internal m-bit shift register a plurality 30 pose, 10,000 thirty-two (32)-bit initial conditions have been 
of bits can be simultaneously accessed. randomly generated and correlations of all the resulting 
During a sequence initialization phase, the contents of sequence combinations have been tested to explore the 
present shift registers can be loaded with binary words that sequence space. FIGS. 6a and 6b depict normalized auto- 
act as the initial condition inputs to m-bit directly quantized correlation and cross-correlation plots, respectively, for typi- 
digital chaotic map cells, effectively yielding Nxm program- 35 cal sequences generated by this architecture. The plots are 
mable bits. Hence, present invention system design allows based on truncated correlation computations using a window 
for directly exploiting the sensitive dependence of chaotic of length 1,024. In these simulations, all of the sequences 
maps on such initial conditions. As long as the parameters exhibited the behavior shown in FIG. 6 while being fully 
for quantization and feedback scaling are properly chosen, balanced with respect to the one and zero counts in the 
simple implementations can give rise to very long and 40 sequence. In addition, 50 random initial conditions have 
statistically well-behaved sequences. It is also noted that the been used to observe the long sequence generation capabil- 
present invention provides that in addition to the internal ity of the architecture. In particular, 4,000,000-long (PN) 
direct quantization of the maps in the digital quantized map sequences have been generated using the random initial 
cells, the output of the cascade of such cells can also be more conditions. All the resulting sequence combinations have 
coarsely quantized. 45 been exhaustively tested for correlation and balance prop- 
Herein, the 2x (modulus 1) map with 8-bit quantization is erties, which have yielded results similar to the truncated 
used to demonstrate validity of the present invention sequences. 
approach. It follows that the same map can be re-scaled as Continuing, a number of hardware architectures utilizing 
2x (modulus 256) for full digital implementation. As men- directly quantized chaotic maps are possible utilizing struc- 
tioned, FIG. 3a shows a block diagram of a digital directly SO tures which are easily cascaded and reconfigured into arbi- 
quantized chaotic cell using a quantized version of the 2x 
(modulus 1) map. Said digital directly quantized chaotic cell 
can be used in a present invention (PN) sequence generator 
system. The FIG. 3a digital directly quantized chaotic cell 
accepts inputs from a previous stage as well as from a 
feedback register with 8-bit data widths. In the present 
example, a multiple free scaling operation, (ie. divide by 2), 
is also performed for preserving the 8-bit data range in the 
overall architecture. Based on this cell, it is possible to 
generate arbitrarily long sequences by exploiting the scale- 
ability feature of the direct quantization technique. For 
trarily complex sequence (PN) sequence generators. The 
following distinct architectures: 
Cascades with varying numbers of digital directly quan- 
tized chaotic map cell; 
55 Parallel arrays of (PN) Sequence generators; and 
Hierarchical Cascades of (PN) Sequence Generators; 
are identified to provide insight into creation of complex 
(PN) sequences generators with Low Probability of Intercept 
60 (LPI) and multi-user security. 
Regarding cascades with varying numbers of digital cha- 
instance, a structure employing four digital quantized cha- otic map cells, said architectures employ a scheme in which 
otic cells (DCMCl), (DCMD2), (DCMC3), (DCMC4), each the number of digital directly quantized chaotic cells that are 
with 32-bit initial condition is shown in FIG. 4. In the FIG. cascaded varies over short time periods. This can be 
4 structure the output quantization is achieved by taking the 65 achieved by employing another sequence generator whose 
Most Significant Bit (MSB) of the output of first digital initial condition vector determines the trajectory with which 
quantized chaotic cell (DCMCl) as the feedback bit, with the number of cascades are controlled in a chaotic fashion. 
A representative scheme illustrating this concept is dis- In this test circuit, cells 1 , 2  and 3 are identical whereas cell 
played in FIG. 7. The architecture in FIG. 7 is built around 4 is only composed of a shift register, since an adder is not 
a logic controller driven by a (PN) sequence generator required. In addition to the chaotic cells, the test chip also 
(PNCS). The (PN) sequence generator controller (PNCS) houses logic for serial initial condition programming and 
handles the configuration of interconnections among the s controlcircuitry for telescopically configuring the number of 
various digital quantized chaotic cells (DCMC1) cascaded cells either as three or four. The total number of 
(DCMC2) . . . (DCMC3)-(DCMC16), with the number of transistors used for this design is approximately 2000, and 
cascades ranging between a minimum of three and a maxi- the core of the test chip die occupies an area of about 1750 
mum of sixteen. It should be noted that the maximum microns square. 
number of digital directly quantized chaotic cells can be set 10 The prototype test chip has been successfully tested, and 
arbitrarily high for more complexity. the result justified the present invention design approach. 
Regarding parallel arrays of (PN) Sequence generators, Functional test results have shown that the direct quantiza- 
FIG. 8 shows a diagram of a scheme where a modulo-2 tion approach and the resulting hardware reduction yield 
summation is performed at the output (CO). As in the accurate and reliable chaotic (PN) sequence generation. The 
cascaded architecture, a PN Sequence Generator Controller 15 robustness of the present invention (PN) sequence generator 
(PNCP) determines the contribution of each parallel (PN) is demonstrated by FIGS. 13a and 13b. It is clear from said 
generator to the final output by a chaotic trajectory, which is FIGS. 13a and 13b that the computer simulation and circuit 
initial condition programmable. The maximum number of output results are in agreement, with the only difference 
parallel (PN) sequence generators investigated to date is being that only slight pulse shape differences are noticeable. 
eight, (ie. (FCC1-FCCS), and it is to be noted that the 20 Since the underlying implementation is digital, the agree- 
number of parallel sequence (PN) generators contributing to ment between the simulated system and the actual system is 
the output at any time can be determined by another chaotic easily obtained. This is not necessarily the case with analog 
(PN) sequence generator (FCP). chaotic architecture implementations. Moreover, the proto- 
Regarding hierarchical cascades of (PN) Sequence Gen- type chip has been tested to operate reliably with clock rate 
erators, FIG. 9 shows that the output of a preceding (PN) 25 in excess of 30 MHz. This suggests that the (PN) sequence 
sequence generator can be caused to load the initial condi- generator architecture will easily achieve higher switching 
tion register of a subsequent (PN) generator stage. The serial rates if the design is scaled for a sub-micron CMOS tech- 
initial condition programability of this architecture enables nology. 
a cascade while the output stage is clocked at a chipping rate As identified in the Background Section, previous 
in order to generate different (PN) sequences. Language 30 researchers have observed that the statistical properties of 
describing setting of initial conditions is to be interpreted to chaotic sequences are similar to those of conventional (PN) 
include such a non-limiting practice. sequences. Thus, chaotic sequences may be useful in appli- 
The operation of said architectures has been modeled at cations that utilize traditional (PN) sequences. In that light 
the logic gate level and the output (PN) sequences have been it is useful to compare the statistical properties of the 
exhaustively tested using both the initial condition sensitiv- 35 sequences generated by the architecture described earlier 
ity and correlation analysis. FIGS. 10a and lob, for herein, with those of conventional (PN) sequences. The 
instances display the first 100 iterations of one of the several utility of the chaotic sequences is then explored through an 
trajectory pairs generated by the hierarchial cascade archi- application to an asynchronous (DS-CDMA) system in the 
tecture shown in FIG. 9 with one bit initial condition presence of Channel Interference (CI). In order to compare 
differences in the LSB position. The trajectories have also 40 the statistical properties of chaotic sequences generated by 
been observed to remain divergent for 4,000,000 iterations, present invention systems to conventional (PN) sequences, 
demonstrating the sensitive dependence on initial condi- partial period auto-correlation and cross-correlation were 
tions. Also, this architecture has been simulated for more computed. Partial periods of length 128 bits, 1024 bits and 
than 5000 different initial condition loading cycles. The 32768 bits were used for both the auto and cross-correlation 
(PN) sequences generated thereby have been exhaustively 45 computations. Gold sequences and n-sequences were chosen 
tested with respect to their statistical properties, yielding as representative conventional (PN) sequences since they are 
results similar to that of the four cell stage. In addition, widely known in DS-CDMA communication systems, 
FIGS. l l a  and I l b  display 4,096 point truncated out and including under IS-95. The chaotic generator shown in FIG. 
cross-correlation plots of sample sequences obtained from 4 has a 32 bit initial condition register, so 32 bit Gold and 
the architecture with a chaotically varied number of cells. so m-sequences were used for comparison. The results are 
The results show that the sequences generated this way have shown in Table 1. 
the same chaotic and statistical properties as the four cell 
architectures. TABLE I 
To assess hardware performance of a direct digital real- 
ization the four stane architecture of FIG. 4 was imvle- ss Chaotic sequence m-sequence  old sequence 
u 
mented as an actual circuit. Substantial reductions in the Autocorrelation 
hardware complexity can be achieved by noting the % 
scaling factor is canceled by the 2x operation of the directly 128-bit 0.312 0.281 0.390 
quantized map shown in FIG. 3a. A further circuit simpli- 1024-bit 0.128 0.121 0.138 
32768-bit 0.026 0.026 0.027 fication is possible by realizing that the modulus 256 opera- 60 crosscorrelation 
tion can be performed by taking the eight Least Significant 
Bits (LSB) of the map output. Hence, by exploiting these 128-bit 0.297 0.328 0.351 
hardware simplifications, the circuit for the chaotic cell can 1024-bit 0.128 0.136 0.159 
32768-bit 0.027 0.031 0.027 be reduced to a binary full-adder with an ignored carry 
output bit, as depicted in FIG. 12. 65 
The overall structure has been included within a test chip It is known that the performance of a (DS-CDMA) system 
that has been fabricated with 1.5 micron CMOS technology. is highly dependent on the pair-wise cross-correlation prop- 
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erties of the set of sequences. For chaotic sequences, deter- be understood that a directly quantized outputlinput map can 
mining these properties is complicated by the fact that comprise any number of cycles, and the claims are to be 
memory of the generator is not well defined and trajectories interpreted as such. 
are of varying lengths. The results shown in Table 1 for the Having hereby disclosed the subject matter of the present 
chaotic sequences are observed upper bounds for 5000 s invention, it should be obvious that many modifications, 
sequences that have comparable values of auto-correlation substitutions, and variations of the present invention are 
and generally lower values of cross-correlation. This clearly possible in view of the teachings. It is therefore to be 
suggests that the sequences may find application as spread- understood that the invention may be practiced other than as 
ing sequences in a multi-user (DS-CDMA) system. specifically described, and should be limited in its breadth 
To explore the potential of chaotic sequences, the 10 and Scope only by the claims. 
sequence acquisition performance was simulated for an We claim: 
asynchronous multi-user (DS-CDMA) system with additive 1.A~suedo-noise (PN) sequence generator comprising N 
which Gaussian Noise (AWGN) and with Channel Interfer- stages, each of said N stages comprising a digital chaotic 
ence (CI). As in IS-95, a transmitter with quadrature phase map cell having input means and output means, which 
shift-keying (QPSK) spreading was assumed, ~h~ sequence IS digital chaotic map cell performs a directly quantized out- 
acquisition performance (Pd) in the presence of (CI) may be ~ u t l i n ~ u t  mapping function such that a quantized binary 
parameterized by the probability of false alarm (pfa), ~h~ input thereto results in a quantized binary output therefrom. 
probability of false alarm (Pfa) is the probability that the 2. A~suedo-noise (PN) sequence generator as in claim 1,  
sequence acquisition mechanism incorrectly synchronizes in which the ou t~u t l in~ut  mapping function is a directly 
on the spreading sequence. Simulation results for (Pd) vs. 20 quantized version of an analog o u t ~ u t l i n ~ u t  map selected 
(Pfa), for chaotic sequences with 32 bit initial conditions and from the group consisting of: 
32 bit m-sequences, are shown in FIG. 14  for the case of 30 tent; 
interfering users. Also shown in FIG. 14  are the single user single ramp and 
upper bound and a worst case lower bound. In this work each multiple ramp. 
interfering user was considered as a white noise source with 25 3. A~suedo-noise (PN) sequence generator as in claim 1,  
variance given as l i sp  in determining the worst case lower in which the Nth stage comprises: 
bound, where is the spreading factor, (chosen as 64 in said a digital chaotic map cell having input means and 
the presently reported work). The results in FIG. 14  show output means, which digital chaotic map cell performs 
that the performance of the chaotic sequences is very similar a directly quantized outputlinput mapping function; 
to that of the m-sequences and is consistent with the statis- 30 a combiner means comprising at least a first input means, 
tical properties given in Table 1. and an output means; 
It should be appreciated that the large set of system an m-bit shift register having input means and at least one 
parameters, (eg. initial conditions and internal configuration selection from the group consisting of: 
of digital chaotic map cells etc.), in combination with the parallel output means; and 
non-linear nature of directly quantized chaotic map cell, 35 Series Output means; 
binary quantized output/input functions, makes present said P ~ ~ ~ ~ ~ - ~ ~ ~ ~ ~  (PN) sequence generator further cOm~ris- 
invention (PN) sequence generation systems applicable to ing a qUantizer having and Output means; 
programmably secure applications to communications sys- said Output means said quantizer being for N=l, 
Present invention (PN) sequence generation systems or indirectly through at least a first m-bit shift register for 
can be realized by hardware comprising on the order of 2000 40 N>1, functionally connected to the input means of said Nth 
transistors in a 32 bit programmable system. Further, present Stage m-bit shift register2 and 
invention (PN) sequence generation systems derive statisti- a from the group consisting of: 
cal characteristic properties from specific architecture and Said parallel Output means; and 
integrated circuits used to implement them. This means that Said series Output means; 
the number of implementationspossible isvery large, and in 45 of said Nth stage m-bit shift register being functionally 
with software control, (PN) sequences which connected said first means said Nth stage 
are very long and difficult to detect are realizable. biner means; and 
a selection from the group consisting of: 
It is also to be understood that the terminology "mapping said series output means; and function which is a directly quantized version of an analog said parallel output means; and 
outputlinput single ramp map", includes a quantized ramp neither said series or parallel output means; 
which has a generally positive Or generally negative 'lope 
of said Nth stage rn-bit shift register being functionally between a magnitude start point and maxi- connected a second input means of said Nth stage combiner 
mum magnitude end point, and which is stepwise continu- means; 
ous between said cycle start and end points, and can include 55 said output means of said Nth stage combiner means being 
a singe1 ramp which is phase shifted that the minimum functionally connected to said input means of said Nth stage 
magnitude point is positioned between the cycle start and digital chaotic map cell, and 
end points. said output means of said Nth stage digital chaotic map cell 
It should be understood that digital chaotic map cells being directly for N=l ,  or indirectly through at least a first 
which perform a directly quantized o u t ~ u t l i n ~ u t  mapping 60 stage digital chaotic map cell for N>1, functionally con- 
function, can be realized by hardware, hardware in combi- nected to said input means of said quantizer; 
nation with software, andlor by software driven look-up such that in 
tables etc. a. said Nth stage m-bit shift register is loaded with an 
It is also emphasized that while the Figures show single initial m-bits; and 
and double cycle containing digital chaotic map cells which 65 b. said Nth stage m-bit shift register parallel output andlor 
perform a directly quantized outputlinput mapping function, series output provides input to the Nth stage combiner 
such is demonstrative and not limiting. Specifically it is to means; 
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such that: one bit of said string of at least one output bit(s) is input to 
c. said Nth stage combiner means, in response to input(s) the input means of the said m-bit shift register, thereby 
from the Nth stage m-bit shift register, provides an sequentially causing bit shifting therein so that new input is 
output which is input to said input means of said Nth provided to the digital chaotic map cell, to the end that a new 
stage digital chaotic map cell, which Nth stage digital s input bit is caused to enter said input means of said quan- 
chaotic map cell outputs at least one bit which causes tizer; 
a bit to be input to the quantizer input means, such that such that the quantizer output means outputs a psuedo-noise 
said quantizer, in response, produces a string of at least sequence of at least one bit(s). 
a one output bit(s), one bit of said string of at least one 6. A one stage psuedo-noise (PN) sequence generator 
outPutbit(s) being a first ~suedo-noise sequence output 10 system as in claim 5, wherein in use step c. is repeated at 
bit, and least twice. 
one bit of said string of at least one output bit(s) causes input 7, A N one stage psuedo-noise (PN) sequence generator 
of a bit to the input means of the said Nth stage m-bit shift system as in claim 5,  in which at least one combiner means 
register, thereby sequentially causing bit shifting therein so comprises: 
that new input is provided to the Nth stage digital chaotic IS summation~and~divide-by-two means; 
map cell, to the end that a new input bit is caused to enter 
m-bit shift register accessed by said second input thereto; 
said input means of said quantizer; 
the result being that the quantizer output means outputs a means for m-bits said first 
psuedo-noise sequence of at least one bit(s). such that in use said summation-and-divide-by-two means is 
4. An N stage psuedo-noise (PN) sequence generator 20 provided binary inputs from both said: 
system as in claim 3, in which the ~ t h  combiner means m-bit shift register accessed by said second input thereto; 
functionally connects an output from the Nth m-bit shift means for accepting m-bits from said first input thereto; 
register to the input of the Nth digital chaotic map cell. and provides an m-bit binary half-sum thereof at its output. 
5. A one stage psuedo-noise (PN) sequence generator 8. A one stage psuedo-noise (PN) sequence generator 
system comprising: 2s system as in claim 5, in which the combiner means com- 
a digital chaotic map cell having input means and output prises means for accepting m-bits from a selection from the 
means, which digital chaotic map cell performs a group consisting of: 
directly quantized outputlinput mapping function; said parallel output; and 
a combiner means comprising at least first input means, said series output; 
and an output means; 30 of said m-bit shift register. 
an m-bit shift register having input means and at least one 9. A one stage psuedo-noise (PN) sequence generator 
selection from the group consisting of: 
system as in claim 5, in which the combiner means func- parallel output means; and tionally connects an output from the m-bit shift register to 
series output means; and the input of the digital chaotic map cell. 
a quantizer having input and output means; 35 
said output means of said quantizer being functionally lo. A stage P ~ ~ ~ ~ ~ - ~ ~ ~ ~ ~  (PN) sequence generator 
connected to the input means of said m-bit shift register, and 'yStem comprising: 
a selection from said group consisting of: first and second digital chaotic map cells each having 
said parallel output means; and input means and output means, which digital chaotic 
said series output means; 40 map cells each perform directly quantized outputlinput 
of said m-bit shift register being functionally connected to mapping functions; 
the first input means of said combiner means; and first and second combiner means which each comprise at 
a selection from said group consisting of: least first input means, and an output means; 
said series output means; and first and second m-bit shift registers, each having input 
said parallel output means; and 45 means and at least one selection from the group con- 
neither said series or parallel output means: sisting of: 
of said m-bit shift register being functionally connected to parallel output means; and 
the second input means of said combiner means; series output means; and 
said output means of said combiner means being function- a quantizer having input and output means; 
ally connected to said input means of said digital chaotic so said output means of said quantizer being functionally 
map cell, and connected to the input means of said first m-bit shift register, 
said output means of said digital chaotic map cell being and 
functionally connected to said input means of said quantizer; said parallel output means of said first m-bit shift register 
such that in use: being functionally connected to the first input means of said 
a. said m-bit shift register is loaded with an initial m-bits; ss first combiner means: 
and 
said series output means of said first m-bit shift register b. said m-bit shift register parallel output andlor series being functionally connected to the input means of said 
output provide input to the combiner means; 
second m-bit shift register; 
such that: 
c, said combiner means provides an output which is input 60 said Output means of said first combiner means being 
to said input means of said digital chaotic map cell, functionally connected to said input means of said first 
which digital chaotic map cell outputs at least one bit digita1 chaotic map and 
which is input to the quantizer input means, such that said output means of said first digital chaotic map cell being 
said quantizer, in response, produces a string of at least functionally connected to said input means of said quantizer; 
a one output bit(s), one bit of said string of at least one 65 a selection from the group consisting of: 
output bit(s) being a first psuedo-noise sequence output parallel output means; and 
bit, and series output means; 
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of said second m-bit shift register being functionally con- first, second and third m-bit shift registers, each having 
nected to a selection from the group consisting of: input means and at least one selection from the group 
first input means; and consisting of: 
second input means; parallel output means; and 
s series output means; and 
of said second combiner means; 
a quantizer having input and output means; 
said output means of said second combiner means being said output means of said quantizer being functionally 
said means said connected to the input means of said first m-bit shift register, 
digital chaotic map cell, and and 
said output means of said second digital chaotic map cell 10 said parallel output means of said first m-bit shift register 
being functionally connected to said second input means of being functionally connected to the first input means of said 
said first combiner means; first combiner means; 
such that in use: said series output means of said first m-bit shift register 
a. said first and second m-bit shift registers are loaded being functionally connected to the input means of said 
with an initial m-bits; and IS second m-bit shift register; 
b. said first m-bit shift register parallel output provides, said output means of said first combiner means being 
input to the first combiner means first input means, and functionally connected to said input means of said first 
said second m-bit shift register provides input to said digital chaotic map cell, and 
second combiner means; said output means of said first digital chaotic map cell being 
such that: 20 functionally connected to said input means of said quantizer; 
said parallel output means of said second m-bit shift register 
c. said first and second combiner means, in response to being functionally connected to the first input means of said input(s) thereto, each provide an output which is input 
second combiner means; to said input means of said first and second digital 
said series output means of said second m-bit shift register 
chaotic map cell, respectively, which first digital cha- 
25 being functionally connected to the input means of said third 
otic map cell outputs at least one bit which is input to 
m-bit shift register; the quantizer input means, such that said quantizer, in 
said output means of said second combiner means being 
response, produces a string of at least a one output functionally connected to said input means of said second bit(s), one bit of said string of at least one output bit(s) digital chaotic map cell, and being a first psuedo-noise sequence output bit, and 
30 said output means of said second digital chaotic map cell 
one bit of said string of at least one output bit(s) is input to being functionally connected to said second input means of 
the input means of the said first m-bit shift register, thereby said first combiner means; 
sequentially causing bit shifting in said first and second a selection from the group consisting of: 
m-bit shift registers so that each of the N combiner means, parallel output means; and 
respectively, provides new input to each of the N digital 35 series output means; 
chaotic map to the end that a new bit is caused said third rn-bit shift register being functionally connected 
to enter said input means of said quantizer; to a selection from the group consisting of: 
such that the quantizer output means outputs a psuedo-noise first input means; and 
sequence of at least one bit(s). second input means; 
11. A two stage psuedo-noise (PN) sequence generator 40 of said third combiner means; 
system as in claim 10, wherein in use step c. is repeated at said output means of said third combiner means being 
least twice. functionally connected to said input means of said third 
12. A two stage psuedo-noise (PN) sequence generator digital chaotic map cell, and 
system as in claim 10, in which the at least one of the first said output means of said third digital chaotic map cell being 
and second combiner means comprises: 45 functionally connected to said second input means of said 
summation-and-divide-by-two means; second combiner means; 
m-bit shift register accessed by said second input thereto; that in 
a. said first, second and third m-bit shift registers are 
means for accepting m-bits from said first input thereto; loaded with an initial m-bits; and 
such that in use each said summation-and-divide-by-two 50 b. said first and second rn-bit shift register outputs 
means is provided binary inputs from both said: provide, respectively, input to the first and second 
m-bit shift register accessed by said second input thereto; combiner means first input means, and said third m-bit 
means for accepting m-bits from said first input thereto; shift register provides input to said third combiner 
and provides an m-bit binary half-sum thereof at its output. means; 
13. A two stage psuedo-noise (PN) sequence generator 55 that: 
system as in claim in which the second combiner means C. said first, second and third combiner means, in response 
functionally connects an output from the 2nd m-bit shift to inputs thereto, each provide an output which is input 
register to the input of the 2nd digital chaotic map cell. to said input means of said first, second and third digital 
chaotic map cell, respectively, which first digital cha- 14' A three stage p ~ ~ ~ ~ ~ - ~ ~ ~ ~ ~  (PN) sequence generator 60 otic map cell outputs at least one bit which is input to 
system comprising: the quantizer input means, such that said quantizer, in 
first, second and third digital chaotic map cells each response, produces a string of at least a one output 
having input means and output means, which digital bit(s), one bit of said string of at least one output bit(s) 
chaotic map cells each perform directly quantized being a first psuedo-noise sequence output bit, and 
outputlinput mapping functions; 65 one bit of said string of at least one output bit(s) is input to 
first, second and third combiner means which each com- the input means of the said first m-bit shift register, thereby 
prise at least first means, and an output means; sequentially causing bit shifting in said first, second and 
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third m-bit shift registers so that each of the N combiner said series output means of said third m-bit shift register 
means, respectively, provides new input to each of the N being functionally connected to the input means of said 
digital chaotic map cells, to the end that a new input bit is fourth m-bit shift register; 
caused to enter said input means of said quantizer; said output means of said third combiner means being 
such that the quantizer output means outputs a psuedo-noise s functionally connected to said input means of said third 
sequence of at least one bit(s). digital chaotic map cell, and 
15. A three stage psuedo-noise (PN) sequence generator said output means of said third digital chaotic map cell being 
system as in claim 14, wherein in use step c. is repeated at functionally connected to said second input means of said 
least twice. second combiner means; 
16. A three stage psuedo-noise (PN) sequence generator 10 a selection from the group consisting of: 
system as in claim 14, in which the at least one of the first, parallel output means; and 
second and third combiner means comprises: series output means; 
summation-and-divide-by-two means; of said third m-bit shift register being functionally connected 
m-bit shift register accessed by said second input thereto; to a selection from the group consisting of: 
means for accepting m-bits from said first input thereto; IS first input means; and 
such that in use each said summation-and-divide-by-two second input means; 
means is provided binary inputs from both said: 
of said third combiner means; 
m-bit shift register accessed by said second input thereto; 
said output means of said fourth combiner means being 
means for accepting m-bits from said first input thereto; functionally connected to said input means of said fourth 
and provides an m-bit binary half-sum thereof at its output. 20 digital chaotic map cell, and 17. A three stage psuedo-noise (PN) sequence generator 
system as in claim 14, in which the third combiner means said output means of said fourth digital chaotic map cell 
functionally connects an output from the 3rd m-bit shift being functionally connected to said second input means of 
register to the input of the 3rd digital chaotic map cell. said third combiner means; 
18. A four stage psuedo-noise (PN) sequence generator 25 that in 
system comprising: a. said first, second, third and fourth m-bit shift registers 
first, second, third and fourth digital chaotic map cells are loaded with an initial m-bits; and 
each having input means and output means, which b. said first, second and third m-bit shift register parallel 
digital chaotic map cells each perform directly quan- outputs provide inputs to the first, second and third 
tized outputlinput mapping functions; 30 combiner means first input means, and said fourth 
first, second, third and fourth combiner means which each m-bit shift register provides input to the fourth com- 
comprise at least first input means, and output means; biner means; 
first, second, third and fourth m-bit shift registers, each such that: 
having input means and at least one selection from the c. said first, second, third and fourth combiner means, in 
group consisting of: 35 response to inputs thereto, each provide an output 
parallel output means; and which is input to said input means of said first, second, 
series output means; and third and fourth digital chaotic map cell, respectively, 
a quantizer having input and output means; which first digital chaotic map cell outputs at least one 
said output means of said quantizer being functionally bit which is input to the quantizer input means, such 
connected to the input means of said first m-bit shift register, 40 that said quantizer, in response, produces a string of at 
and least a one output bit(s), one bit of said string of at least 
said parallel output means of said first m-bit shift register one output bit(s) being a first psuedo-noise sequence 
being functionally connected to the first input means of said output bit, and 
first combiner means; one bit of said string of at least one output bit(s) is input to 
said series output means of said first m-bit shift register 45 the input means of the said first m-bit shift register, thereby 
being functionally connected to the input means of said sequentially causing bit shifting in said first, second, third 
second m-bit shift register; and fourth m-bit shift registers so that each of the N 
said output means of said first combiner means being combiner means, respectively, provides new input to each of 
functionally connected to said input means of said first the N digital chaotic map cells, to the end that a new input 
digital chaotic map cell, and so bit is caused to enter said input means of said quantizer; 
said output means of said first digital chaotic map cell being such that the quantizer output means outputs a psuedo-noise 
functionally connected to said input means of said quantizer; sequence of at least one bit(s). 
said parallel output means of said second m-bit shift register 19, A four stage psuedo-noise ( p ~ )  sequence generator 
being functionally connected to the first input means of said system as in claim 18, wherein step c, is repeated at least 
second combiner means; 55 twice. 
said series output means of said second m-bit shift register 20, A four stage psuedo-noise (PN) sequence generator 
being functionally connected to the input means of said third system as in claim 18, in which at least one of the first, 
m-bit shift register; second, third and fourth combiner means comprises: 
said output means of said second combiner means being summation-and-divide-by-two means; 
functionally connected to said input means of said second 60 
m-bit shift register accessed by said second input thereto; digital chaotic map cell, and 
said output means of said second digital chaotic map cell means for accepting m-bits from said first input thereto; 
being functionally connected to said second input means of such that in use each said summation-and-divide-by-two 
said first combiner means; means is provided binary inputs from both said: 
said parallel output means of said third rn-bit shift register 65 m-bit shift register accessed by said second input thereto; 
being functionally connected to the first input means of said means for accepting m-bits from said first input thereto; 
third combiner means; and provides an m-bit binary half-sum thereof at its output. 
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21. A four stage psuedo-noise (PN) sequence generator b. each of the N, m-bit shift registers provides input to 
system as in claim 18, in which the fourth combiner means input means of the combiner means to which it is 
functionally connects an output from the 4th m-bit shift functionally connected; and 
register to the input of the 4th digital chaotic map cell. such that: 
22. An N stage psuedo-noise (PN) sequence generator 5 c. said N combiner means each, in response to input(s) 
system comprising: thereto, provides an output which is input to said input 
N digital chaotic map cells each having input means and means of said corresponding Nth digital chaotic map 
output means, which digital chaotic map cells each cell, respectively, which first digital chaotic map cell 
perform directly quantized outputlinput mapping func- outputs at least one bit which is input to the quantizer 
tions; l o  input means, such that said quantizer, in response, 
N combiner means which each comprise at least first input produces a string of at least a one output bit(s), one bit 
means, and an output means; of said string of at least one output bit(s) being a first 
N m-bit shift registers, each having input means and at psuedo-noise sequence output bit, and 
least one selection from the group consisting of: one bit of said string of at least one output bit(s) is input to 
parallel output means; and 15 the input means of the said first m-bit shift register, thereby 
series output means; and sequentially causing bit shifting in each of said N m-bit shift 
a quantizer having input and output means; registers so that each of the N combiner means, respectively, 
said output means of said quantizer being functionally provides new input to each of the N digital chaotic map cells, 
connected to the input means of said first rn-bit shift register, to the end that a new input bit is caused to enter said input 
and 20 means of said quantizer; 
said parallel output means of each of the first to the N-1 th such that the quantizer output means outputs a ~suedo-noise 
m-bit shift register being functionally connected to the first at least One bit(s). 
input means of the corresponding combiner means; 23. An N stage psuedo-noise (PN) sequence generator 
the series output means of said 1st m-bit shift register being System as in claim 22, in which step c. is repeated at least 
functionally connected to the input means of the (N-(N-2)) 25 times. 
m-bit shift register; and 24. An N stage psuedo-noise (PN) sequence generator 
the series output means of said (N-(N-2)) rn-bit shift System as in claim 22, in which at least one of the N 
register being functionally connected to the input means of means 
the (N-(N-3)) m-bit shift register; summation-and-divide-by-two means; 
with said interconnection progression continuing to the 30 m-bit shift register accessed by said second input thereto; 
point that the series output means of the (N-l)th rn-bit shift means for accepting m-bits from said first input thereto; 
register is functionally interconnected to the input of the Nth such that in use each said summation-and-divide-by-two 
m-bit shift register; means is provided binary inputs from both said: 
a selection from the group consisting of: 35 m-bit shift register accessed by said second input thereto; 
parallel output means; and means for accepting m-bits from said first input thereto; 
series output means; and provides an m-bit binary half-sum thereof at its output. 
of said Nth m-bit shift register being functionally connected 25. An N stage psuedo-noise (PN) sequence generator 
to a selection from the group consisting of: system as in claim 22, in which the Nth combiner means 
first input means; and 40 functionally connects an output from the Nth m-bit shift 
second input means; register the input of the Nth digital chaotic map cell. 
of said Nth combiner means; 26. An N stage psuedo-noise (PN) sequence generator 
said output means of said ~ t h  combiner means being system as in claim 22, in which step c. is repeated at least 
functionally connected to said input means of said Nth Nxm times. 
digital chaotic map cell, and 45 27. Aparallel psuedo-noise (PN) generating system com- 
said output means of said Nth digital chaotic map cell being prising: 
functionally connected to said second input means of the A. at least two N stage psuedo-noise (PN) sequence 
(N-1)th combiner means; generator systems, wherein each said N stage psuedo- 
said output means of said (N-1)th combiner means being noise (PN) sequence generator system comprises: 
functionally connected to the input means of the (N-1) N digital chaotic map cells each having input means 
digital chaotic map cell; and output means, which digital chaotic map cells 
said output means of said (N-1)th digital chaotic map cell each perform directly quantized outputlinput map- 
being functionally connected to the second input means of ping functions; 
the (N-2) combiner cell; N combiner means which each comprise at least first 
55 
said output means of said (N-2)th combiner means being input means, and an output means; 
functionally connected to the input means of the (N-2) N m-bit shift registers, each having input means and at 
digital chaotic map cell; least one selection from the group consisting of: 
with said interconnection progression continuing to the parallel output means; and 
point that the output means of the (N-(N-2))th combiner 60 series output means; and 
means is functionally connected to the input means of the 1st a quantizer having input and output means; 
digital chaotic map cell; said output means of said quantizer being functionally 
the output means of said first digital chaotic map cell being connected to the input means of said first m-bit shift register, 
functionally connected to said input means of said quantizer; and 
such that in use: 65 said parallel output means of each of the first to the N-lth 
a. each of said N, m-bit shift registers, is loaded with an m-bit shift register being functionally connected to the first 
initial m-bits; and input means of the corresponding Nth combiner means; 
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the series output means of said 1st m-bit shift register being 28. A series psuedo-noise (PN) generating system com- 
functionally connected to the input means of the (N-(N-2)) prising: 
m-bit shift register; and A. an N stage psuedo-noise (PN) sequence generator 
the series output means of said (N-(N-2) m-bit shift register system, wherein said N stage psuedo-noise (PN) 
being functionally connected to the input means of the s sequence generator system comprises: 
(N-(N-3)) m-bit shift register; with said interconnection N digital chaotic map cells each having input means 
progression continuing to the point that the series output and output means, which digital chaotic map cells 
means of the (N-1)th m-bit shift register is functionally each perform directly quantized outputlinput map- 
interconnected to the input of the Nth m-bit shift register; ping functions; 
a selection from the group consisting of: 10 N combiner means which each comprise at least first 
parallel output means; and input means, and output means; 
series output means; N m-bit shift registers, each having input means and at 
of said Nth m-bit shift register being functionally connected least one selection from the group consisting of: 
to a selection from the group consisting of: parallel output means; and 
first input means; and IS series output means; and 
second input means; a quantizer having input and output means; 
of said Nth combiner means; said output means of said quantizer being functionally 
said output means of said Nth combiner means being connected to the input means of said first m-bit shift register, 
functionally connected to said input means of said Nth and 
digital chaotic map cell, and 20 said parallel output means of each of the first to the N-lth 
said output means of said Nth digital chaotic map cell being m-bit shift register being functionally connected to the 
functionally connected to said second input means of the first input means of the corresponding Nth combiner 
(N-1)th combiner means; means; 
said output means of said (N-1)th combiner means being the series output means of said 1st m-bit shift register being 
functionally connected to the input means of the (N-1) 25 functionally connected to the input means of the (N-(N-2)) 
digital chaotic map cell; m-bit shift register; and 
said output means of said (N-1)th digital chaotic map cell the series output means of said (N-(N-2) m-bit shift register 
being functionally connected to the second input means of being functionally connected to the input means of the 
the (N-2) combiner cell; 
30 (N-(N-3)) m-bit shift register; 
said output means of said (N-2)th combiner means being with said progression continuing to the point that the series 
functionally connected to the input means of the (N-2) output means of the (N-1)th m-bit shift register is function- 
digital chaotic map cell; ally interconnected to the input of the Nth m-bit shift 
with said interconnection progression continuing to the register; 
point that the output means of the (N-(N-2))th combiner 35 a selection from the group consisting of: 
means is functionally connected to the input means of the 1st parallel output means; and 
digital chaotic map cell; series output means; 
the output means of said first digital chaotic map cell being said ~ t h  rn-bit shift register being functionally connected 
functionally connected to said input means of said quantizer; to a selection from the group consisting of: 
such that in use: 40 first input means; and 
a. each of said N, m-bit shift registers, is loaded with an second input means; 
initial m-bits; and of said Nth combiner means; 
b. each of the N, m-bit shift registers provides input to the 
said output means of said Nth combiner means being first input means of the combiner means to which it is functionally connected to said input means of said Nth functionally connected; and 45 digital chaotic map cell, and 
such that: 
said output means of said Nth digital chaotic map cell being 
c. said N combiner means each, in response to input(s) functionally connected to said second input means of the 
thereto provides an output which is input to said input (N-l)th combiner means; 
means of said corresponding Nth digital chaotic map 
cell, respectively, which first digital chaotic map cell so said output means of said (N-1)th combiner means being 
outputs at least one bit which is input to the quantizer connected to the means of the (N-l) 
input means, such that said quantizer, in response, digital chaotic map cell; 
produces a string of at least a one output bit(s), one of said Output means said (N-l)th digita1 map 
said string of at least one output bit(s) being a first being functionally connected to the second input means of 
psuedo-noise sequence output bit, and the (N-2) combiner cell; 55 
one bit of said string of at least one output bit(s) is input to said Output means said (N-2)th means being 
the input means of the said first m-bit shift register, thereby the means the (N-2) 
sequentially causing bit shifting in each of said N m-bit shift digita1 map 
registers so that each of the N combiner means, respectively, with said interconnection progression continuing to the 
provides new input to each of the N digital chaotic map cells, 60 point that the output means of the (N-(N-z))th combiner 
to the end that a new input bit is caused to enter said input means is functionally connected to the input means of the 1st 
means of said quantizer; digital chaotic map cell; 
such that the quantizer output means is caused to output a the output means of said first digital chaotic map cell being 
psuedo-noise sequence of at least one bit(s); functionally connected to said input means of said quantizer; 
B. control means for selecting access to the quantizer 65 such that in use: 
output means of one of said at least two N stage a. each of said N, m-bit shift registers, is loaded with an 
psuedo-noise (PN) sequence generator systems. initial m-bits; and 
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b. each of the N, m-bit shift registers provides input to the stage digital chaotic map cell for N>1, functionally con- 
first input means of the combiner means to which it is nected to said input means of said quantizer; 
functionally connected; and such that in use: 
such that: a. said Nth stage m-bit shift register is loaded with an 
c. said N combiner means each, in response to input(s) s initial m-bits; and 
thereto provides an output which is input to said input b. said Nth stage m-bit shift register parallel output andlor 
means of said corresponding Nth digital chaotic map series output provides input to the Nth stage combiner 
cell, respectively, which first digital chaotic map cell means; 
outputs at least one bit which is input to the quantizer such that: 
input means, such that said quantizer, in response, 10 c. said Nth stage combiner means, in response to input(s) 
produces a string of at least a one output bit(s), one of from the Nth stage m-bit shift register, provides an 
said string of at least one output bit(s) being a first output which is input to said input means of said Nth 
psuedo-noise sequence output bit, and stage digital chaotic map cell, which Nth stage digital 
one bit of said string of at least one output bit(s) is input to chaotic map cell outputs at least one bit which causes 
the input means of the said first m-bit shift register, thereby IS a bit to be input to the quantizer input means, such that 
sequentially causing bit shifting in each of said N m-bit shift said quantizer, in response, produces a string of at least 
registers so that each of the N combiner means, respectively, a one output bit(s), one bit of said string of at least one 
provides new input to each of the N digital chaotic map cells, output bit(s) being a first psuedo-noise sequence output 
to the end that a new input bit is caused to enter said input bit, and 
means of said quantizer; 20 one bit of said string of at least one output bit(s) causes input 
such that the quantizer output means is caused to output a of a bit to the input means of the said Nth stage m-bit shift 
psuedo-noise sequence of at least one bit(s); register, thereby sequentially causing bit shifting therein so 
B. control means for selecting how many stages N the that new input is provided to the Nth stage digital chaotic 
psuedo-noise (PN) sequence generator system com- map cell, to the end that a new input bit is caused to enter 
prises at a given time. 25 said input means of said quantizer; 
29.Amethod of generating apsuedo-noise (PN) sequence the result being that the quantizer output means outputs a 
comprising the steps of: psuedo-noise sequence of at least one bit(s); 
A. providing a psuedo-noise (PN) sequence generator B. causing each of the N m-bit shift registers to be loaded 
comprising N stages, each of said N stages comprising with an initial m-bits. 
a digital chaotic map cell having input means and 30 30. An N stage psuedo-noise (PN) sequence generator 
output means, which digital chaotic map cell performs system in which each (N-1) stage comprises: 
a quantized outputlinput mapping function such that a digital chaotic map cell having input means and output 
binary input thereto results in a binary output there- means, which digital chaotic map cell performs a 
from; directly quantized outputlinput mapping function; 
in which the Nth stage comprises: 35 combiner means which comprises first and second input 
a digital chaotic map cell having input means and output means, and output means; and 
means, which digital chaotic map cell performs a m-bit shift register having input means and parallel output 
directly quantized outputlinput mapping function; means and series output means; 
a combiner means comprising at least a first input means, which psuedo-noise (PN) sequence generator system further 
and an output means; 40 comprises a quantizer having input and output means; 
an m-bit shift register having input means and at least one said output means of said quantizer being functionally 
selection from the group consisting of: connected to the input means of said first m-bit shift register, 
parallel output means; and and 
series output means; said parallel output means of each of the (N-1) m-bit shift 
said psuedo-noise (PN) sequence generator further compris- 45 registers being functionally connected to the first input 
ing a quantizer having input and output means; means of the corresponding combiner means; 
said output means of said quantizer being directly for N=l ,  the series output means of said first stage m-bit shift register 
or indirectly through at least a first m-bit shift register for being functionally connected to the input means of the 
N>1, functionally connected to the input means of said Nth second m-bit shift register; 
stage m-bit shift register, and so the output of said second digital chaotic map cell being 
a selection from the group consisting of: functionally connected to the second input of the first 
said parallel output means; and combiner means; 
said series output means; the output of the first combiner means being functionally 
of said Nth stage m-bit shift register being functionally connected to the input of the first digital chaotic map cell; 
connected to said first input means of said Nth stage com- ss the output means of said first digital chaotic map cell being 
biner means; and functionally connected to said input means of said quantizer; 
optionally a selection from the group consisting of: such that in use: 
said series output means; and a. each of said N, m-bit shift registers, is loaded with an 
said parallel output means; initial m-bits; and 
of said Nth stage m-bit shift register being functionally 60 b. the parallel output of each of the first and second m-bit 
connected a second input means of said Nth stage combiner shift registers provides input to first input means of the 
means; first and second combiner means respectively, to which 
said output means of said Nth stage combiner means being it is functionally connected; and 
functionally connected to said input means of said Nth stage such that: 
digital chaotic map cell, and 65 c. said first and second combiner means each, in response 
said output means of said Nth stage digital chaotic map cell, to input(s) thereto, provides an output which is input to 
being directly for N=l ,  or indirectly through at least a first said input means of said corresponding first and second 
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digital chaotic map cell, respectively, which first digital the output of said second digital chaotic map cell being 
chaotic map cell outputs at least one bit which is input functionally connected to the second input of the first 
to the quantizer input means, such that said quantizer, combiner means; 
in response, produces a string of at least a one output the output of the first combiner means being functionally 
bit(s), one bit of said string of at least one output bit(s) s connected to the input of the first digital chaotic map cell; 
being a first psuedo-noise sequence output bit, and the output means of said first digital chaotic map cell being 
one bit of said string of at least one output bit(s) is input to functionally connected to said input means of said quantizer; 
the input means of the said first m-bit shift register, thereby such that in use: 
sequentially causing bit shifting in each of said N m-bit shift a. each of said N, m-bit shift registers, is loaded with an 
registers so that each of the N combiner means, respectively, 10 initial m-bits; and 
provides new input to each of the N digital chaotic map cells, b. the parallel output of each of the first and second m-bit 
to the end that a new input bit is caused to enter said input shift registers provides input to first input means of the 
means of said quantizer; first and second combiner means respectively, to which 
such that the quantizer output means outputs a psuedo-noise it is functionally connected; and 
sequence of at least one bit(s). IS such that: 
31. A method of generating a psuedo-noise (PN) sequence c. said first and second combiner means each, in response 
comprising the steps of: to input(s) thereto, provides an output which is input to 
A. providing an N stage psuedo-noise (PN) sequence said input means of said corresponding first and second 
generator system in which each (N-1) stage comprises: digital chaotic map cell, respectively, which first digital 
digital chaotic map cell having input means and output 20 chaotic map cell outputs at least one bit which is input 
means, which digital chaotic map cell performs a to the quantizer input means, such that said quantizer, 
directly quantized outputlinput mapping function; in response, produces a string of at least a one output 
combiner means which comprises first and second bit(s), one bit of said string of at least one output bit(s) 
input means, and output means; and being a first psuedo-noise sequence output bit, and 
m-bit shift register having input means and parallel 25 one bit of said string of at least one output bit(s) is input to 
output means and series output means; the input means of the said first m-bit shift register, thereby 
which psuedo-noise (PN) sequence generator system further sequentially causing bit shifting in each of said N m-bit shift 
comprises a quantizer having input and output means; registers so that each of the N combiner means, respectively, 
said output means of said quantizer being functionally provides new input to each of the N digital chaotic map cells, 
connected to the input means of said first m-bit shift register, 30 to the end that a new input bit is caused to enter said input 
and means of said quantizer; 
said parallel output means of each of the (N-1) m-bit shift such that the quantizer output means outputs a psuedo-noise 
registers being functionally connected to the first input sequence of at least one bit(s); 
means of the corresponding combiner means; B. causing each of the N m-bit shift registers to be loaded 
the series output means of said first stage m-bit shift register 35 with an initial m-bits. 
being functionally connected to the input means of the 
second m-bit shift register; * * * * *  
